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 
Abstract— High performance 4H-SiC MOSFETs have been 
fabricated, having a peak effective mobility of 265 cm2/V.s, and a 
peak field effect mobility of 154 cm2/V.s, in 2 µm gate length 
MOSFETs.  The gate stack was designed to minimise interface 
states and comprised a 0.7 nm thermally grown SiO2 on 4H-SiC, 
followed by Al2O3 and a metal gate contact. In this way carbon 
remaining following SiC oxidation is significantly reduced. A 
density of interface traps in the range 6×1011 - 5×1010 cm-2eV-1 is 
also obtained. Temperature dependent electrical data reveals that 
the high mobility results from conduction being phonon-limited 
rather than Coulomb-limited. Furthermore, universal mobility in 
these 4H-SiC MOSFETs is shown to be up to 50% of that observed 
in Si devices. Expressions for electric field dependent 
contributions to mobility are presented.  A steep sub-threshold 
slope of 127 mV/dec indicates low electrical defect density. A 
temperature coefficient of -4.6 mV/K in threshold voltage is 
similar to that in Si MOSFETs.  
 
Index Terms— 4H-SiC MOSFET, channel mobility, phonon 
limited mobility, MOS devices, power semiconductor devices, 
universal mobility  
 
I. INTRODUCTION 
HE MOSFET (Metal Oxide Semiconductor Field Effect 
Transistor) has dominated electronics for many years.  This 
has been made possible not least because of the remarkably 
good interface between the semiconductor Silicon (Si) and its 
native oxide, the dielectric silicon dioxide (SiO2). The interface 
is abrupt and any dangling bonds resulting from Si oxidation 
can be readily passivated by hydrogen (H). This has made Si 
the electronic material of choice from logic to power 
electronics. Silicon Carbide (SiC) is another semiconductor 
whose native oxide is SiO2. But the oxidation of SiC to form 
SiO2 leaves residual carbon (C), whose effect on conduction 
continues to be the subject of debate. Some C may react with 
excess O and is removed as CO or CO2 [1]. But the remaining 
C may be incorporated into the growing SiO2, giving rise to 
slow oxide traps (i.e. near interface traps, NITs) or else be 
injected into the SiC [2,3].  
Following oxidation, C defects are known to exist in a 
number of charge states, both in SiO2 and in SiC, with evidence 
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from experimental techniques such as deep level transient 
spectroscopy (DLTS) [4] as well as theoretical techniques such 
as density functional theory (DFT) [5]. C may also form 
complex clusters involving C, O or Si. The presence of these C 
related defects, close to the SiC/SiO2 interface, is likely to lead 
to a high density of interface traps (Dit). Moreover, coulombic 
scattering resulting from these charged defect states is known 
to be a significant contributor to low mobility [6].   
SiC has many properties superior to Si, such as high 
breakdown electric field and excellent thermal conductivity, 
which make it attractive for power electronics [7] and for harsh 
environments [8]. But a key challenge for SiC MOSFET 
technology has been the quest for a high channel mobility. 
Using a conventional thermal oxidation approach, mobilities 
less than 10 cm2/V.s are typically obtained [9,10].  This is about 
two orders of magnitude below the bulk mobility of 4H-SiC, 
the polytype most commonly investigated for power electronics 
applications [11]. Post oxidation annealing (POA) in nitric 
oxide (NO) [12,13] or nitrous oxide (N2O) [14,15] is known to 
passivate defects, but rarely leads to mobilities above                  
50 cm2/V.s.  
An alternative approach has been to use deposited dielectrics 
and in particular high dielectric constant (so called high-k) 
materials, such as metal oxides [16,17]. In this way oxidation is 
eliminated and so defects arising from residual C cannot arise. 
In many cases, the “deposited dielectric” approach fails to give 
mobilities above 50 cm2/V.s. This is likely to be due to a poor 
SiC/oxide interface quality, notwithstanding the elimination of 
C related defects from SiC oxidation. This problem has been 
mitigated either by post oxidation annealing [13] or by the 
insertion of an interfacial layer [18, 19, 20]. Lichtenwalner et al 
[18] demonstrated a peak field effect mobility (FE) of 106 
cm2/V.s by NO annealing to form a 1-2 nm interfacial oxide 
prior to Al2O3 deposition of thickness 25 nm. Hatayama et al 
[19] reported a study comprising interfacial oxide layers up to 
3.1 nm between SiC and the deposited Al2O3 of about 70 nm 
thickness. They found high peak FE, up to 294 cm2/V.s, 
provided an interfacial oxide < 2 nm thick is used. Yang et al 
[20] inserted 1 nm of lanthanum silicate (La2O3) before SiO2 
deposition to achieve a peak FE of 133 cm2/V.s.  
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Arith et al [21] have recently reported preliminary results of 
increased mobility in enhancement mode 4H-SiC MOSFETs 
using a thin SiO2 / Al2O3 gate stack to achieve a peak field effect 
mobility of 125 cm2/V.s.  In this paper we present a more in-
depth study of such an approach. We cover the device design 
and present an analysis of electrical performance. We show that 
an optimal interfacial oxide thickness of 0.7 nm achieves the 
highest channel mobilities. We further demonstrate that it is the 
suppression of coulomic scattering that leads to a high channel 
electron mobility controlled by phonon scattering. In section II 
we describe our experimental methods, while in section III the 
MOS design strategy and current-voltage (I-V) results as a 
function of temperature are presented. Section IV analyses 
mobility, demonstrating a peak effective mobility of 265 
cm2/V.s. Indeed our low thermal budget devices are shown to 
have a mobility behaviour as high as 50% of their silicon 
universal mobility counterpart, a significant advance on current 
SiC technology using high thermal budget. Expressions are 
given for the effective electric field dependence of coulombic, 
phonon and interface roughness contributions to mobility. The 
work is concluded in section V. 
II. EXPERIMENTAL METHODS 
Both p-type and n-type MOS capacitors were fabricated on 
epitaxial 4H-SiC wafers, comprising a thin SiO2 layer grown by 
low temperature thermal oxidation, followed immediately with 
around 40 nm of Al2O3 grown by atomic layer deposition 
(ALD) to achieve an effective oxide thickness (EOT) of 29 nm 
for the gate stack. Al2O3 was chosen because it is well 
established as a gate dielectric and available in our laboratory, 
with a wide bandgap (8.8 eV), good conduction band offset, 
remains amorphous at 1000 °C and has low levels of defect 
charge. The p-type wafers were supplied by Cree (3.84° off-
axis, Si-face, n+ (sub)/p+ (1017 cm-3, 5 µm)/p- (5.3×1015 cm-3, 1 
µm) and the n-type by ASTRO (4.01° off-axis, Si-face, n+ 
(sub)/n+ (1018 cm-3, 0.5 µm)/p- (3×1016 cm-3, 3.23 µm). The thin 
SiO2 layer was grown by Rapid Thermal Processing (RTP) in a 
dry oxygen ambient. A range of thermal budgets with 
temperatures 600-800 ºC and durations between 1-3 mins were 
investigated. The resulting thin SiO2 was measured by using 
Angle Resolved X-Ray Photoelectron Spectroscopy. The 
oxidation was immediately followed by growth of Al2O3 by 
ALD. Deposition was performed at 200 ºC, at a chamber 
pressure of 600 mTorr, with pulse/purge lengths of 0.1/4 s and 
0.1/6 s for trimethylaluminum (TMA) and H2O respectively. 
Alongside these “thin SiO2” capacitors, “thick SiO2” capacitors 
were fabricated on identical 4H-SiC by conventional high 
temperature oxidation, at 1150 ºC for 180 min in a dry O2 
ambient, resulting in a 29 nm thick SiO2 layer. These control 
devices allow a direct evaluation of thin and thick SiO2 grown 
by dry oxidation. Although oxidation using NO may yield a 
better Si/SiO2 interface, it would introduce the role of nitrogen 
as an additional parameter to consider, making comparison less 
clear. Following analysis of the MOS capacitors, MOSFETs 
having both “thick SiO2” and “thin SiO2” gate stacks were 
fabricated. The process flow has been fully described elsewhere 
[21], resulting in a channel length (L) of 2 µm and width (W) 
of 100 µm. Electrical measurements were performed using an 
Agilent B1500A semiconductor device parameter analyzer. The 
density of interface traps (Dit) for the MOS capacitors was 
extracted by using the high-low method (1 MHz for high and 
quasi-static C-V for low frequency) [22].  
III. DEVICE DESIGN AND ELECTRICAL PERFORMANCE 
Our strategy for making high mobility 4H-SiC MOSFETs 
was to optimise the thickness of SiO2 following low 
temperature oxidation during the formation of the gate stack 
using MOS capacitors. For each capacitor Dit was determined 
c ose to the energy band edges. A range of low thermal budget 
oxidations were investigated in order to minimize Dit and 
thereby improve MOSFET channel mobility. Oxidation 
temperatures between 600-800 ºC for durations of 1-3 mins 
resulted in thin SiO2 layers of thickness varying from 0.58 –   
1.1 nm, together with an Al203 layer to complete the gate stack.  
The thick deposited Al2O3 eliminates excessive gate leakage 
current by quantum mechanical tunneling through a 0.7 nm 
SiO2 gate dielectric. Fig. 1a is a plot of Dit, extracted at E – Ev 
= 0.2 eV, for each capacitor as a function of the measured SiO2 
thickness grown during each low thermal budget oxidation. The 
graph shows that Dit passes through a minimum corresponding 
to a thin SiO2 of 0.7 nm. The higher Dit observed as the grown 
oxide thickness increases may be due to increased residual C 
related defects and corresponding interface traps. The increase 
in Dit observed as the grown oxide thickness decreases is 
believed to correspond with incomplete coverage of grown 
oxide across the SiC giving rise to un-passivated SiC that 
increases interface traps. Fig. 1b shows Dit for the MOS 
capacitors corresponding with the minimum Dit in Fig. 1a, 
which occurs for a thermal budget of 600 ºC for 3 min and 
corresponds with 0.7 nm growth of thin SiO2. Dit is plotted as a 
function of energy above the valence band maximum (E-Ev) for 
the entire band gap, obtained experimentally using the high-low 
method from p-type and n-type MOS capacitors. Dit obtained 
from thick SiO2 capacitors using conventional high temperature 
oxidation at 1150 ºC for 180 mins are shown for comparison.  
It can be seen that Dit levels in the range from 6×1011 - 5×1010 
cm-2eV-1 were measured using the optimum thin SiO2 MOS 
capacitors. This represents a reduction in Dit by up to 2 orders 
 
Fig. 1. Optimize the thin SiO2 from a range of low temperature thermal 
budgets: a) Dit extracted at E – Ev = 0.2 eV, for each capacitor as a function 
of the measured oxide thickness; b) Dit for the MOS capacitor corresponding 
with the minimum Dit in Fig. 2a (600 ºC for 3 min). Dit obtained from a thick 
SiO2 capacitor using conventional high temperature oxidation (1150 ºC for 
180 min) is shown for comparison.   
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of magnitude compared to MOS capacitors fabricated with the 
thick-SiO2 process. 
MOSFETs were fabricated using the gate stack comprising a 
thin SiO2 interface layer of 0.7 nm, optimized to minimize Dit, 
combined with a deposited Al2O3 to achieve an effective oxide 
thickness of 29 nm. Conventional high temperature oxidation 
was used to produce a 29 nm thick SiO2 gate stack for 
comparison. Fabricating all devices with the same effective 
oxide thickness (EOT) allows for a more direct comparison 
between device electrical properties because the gate 
capacitance per unit area (Cox) is the same. Fig. 2a shows the 
drain current per unit gate width (ID) versus the gate voltage 
(VGS) with drain voltage (VDS) held constant at 100 mV for 
MOSFETs fabricated with both the “thick-SiO2” and the “thin-
SiO2” processes. Measurements at 25 ºC (room temperature) 
and at 300 ºC are shown. At both temperatures all devices are 
behaving in enhancement mode, with the off-state current IOFF 
= 1.8 x 10-12A/m when VGS = 0 V and VDS = 100 mV at 300 
ºC for the thin–SiO2 SiC MOSFET. The threshold voltage (Vth) 
is taken to be VGS when ID = 10-10 A/µm. For MOSFETs having 
a thick-SiO2 gate stack, Vth = 4.9 V at 25 ºC that decreases to 
1.85 V at 300 ºC, while for the thin-SiO2 gate stack, Vth = 1.25 
V at 25 ºC that drops to 0.4 V at 300 ºC. A big improvement in 
the magnitude of drain current for the thin-SiO2 MOSFETs 
compared with thick-SiO2 MOSFETs is observed, for the same 
gate overdrive voltage (VGS-Vth) at all temperatures. These data 
are consistent with Fig.2b, which shows high peak FE in thin-
SiO2 devices up to 300 ºC. 
The scattering mechanisms that dominate mobility in our 4H-
SiC MOSFETs are revealed by the temperature dependence of 
peak µFE in Fig. 2b. Temperature dependent data plotted here 
(and elsewhere in the paper) represent an average of 6 devices 
with error bars corresponding to the standard deviation. The 
mobility of thin-SiO2 devices decreases when temperature 
increases whereas thick-SiO2 device mobility increases with 
temperature. This opposite temperature dependence suggests 
that different mechanisms dominate mobility in each case. 
Phonon scattering leads to reduced mobility with increasing 
temperature due to greater lattice vibration. Coulombic 
scattering leads to increasing mobility with increasing 
temperature because interaction time reduces. The temperature 
dependence of the semiconductor / oxide interface (roughness) 
scattering is weak [23]. Therefore the temperature dependence 
of data in Fig. 2b indicates that phonon scattering dominates 
mobility for the thin-SiO2 devices, while coulombic scattering 
dominates mobility for the thick-SiO2 devices. Average peak 
µFE of thin-SiO2 MOSFETs decreases with temperature from 
130 cm2/V.s at room temperature to approximately 72 cm2/V.s 
at 300 °C. The density of charged interface traps is believed to 
be the major factor associated with coulombic scattering [6]. 
The low value of Dit found in our thin-SiO2 devices therefore 
corresponds with less coulombic scattering. Consequently 
coulombic scattering has been reduced below phonon scattering 
in thin-SiO2 MOSFETs, resulting in a mobility temperature 
dependence with a phonon scattering signature.  By contrast, 
the mobility for thick-SiO2 MOSFETs increases with 
temperature from around 7 cm2/V.s at 25 °C up to 28 cm2/V.s 
at 300 °C. This is indicative of a higher level of coulombic 
scattering that dominates mobility in the control thick-SiO2 
MOSFETs. 
The subthreshold slope (S) is the inverse gradient of the 
transfer characteristic, Log Id versus VGS, and gives a measure 
of both electrostatic control and average interface state density 
[24]. Because there is an exponential dependence of ID on VDS 
in the subthreshold regime, S is given by: 
 
𝑆 = 𝑛
𝑘𝑇
𝑞
ln⁡(10)                            (1) 
 
For an ideal MOSFET n=1 and S = 60 mV/dec. Values of 
subthreshold slope, S, were extracted from the plots of ID versus 
VGS in the subthreshold region where 10-11 > ID > 10-12 A/µm. 
For thick-SiO2 MOSFETs S = 590 mV/dec, while for thin-SiO2 
MOSFETs S = 127 mV/dec, indicating a large reduction in 
defect density in the thin-SiO2 MOSFETs compared with the 
thick-SiO2 devices.  Fig. 3a shows the temperature dependence 
of S for our devices. It can be seen that for the thin-SiO2 
MOSFETs there is a linear increase in S with temperature, in 
accordance with (1). The subthreshold slope parameter, n, in (1) 
can be written as [22, 24]: 
 
   𝑛 =
𝐶𝑜𝑥+𝐶𝑑𝑒𝑝+𝐶𝑖𝑡
𝐶𝑜𝑥
                           (2) 
 
where Cdep is depletion capacitance per unit area and Cit is the 
capacitive term per unit area associated with Dit.  The depletion 
capacitance Cdep is about an order of magnitude smaller than 
 
Fig. 2. (a) Drain current (ID) versus the gate voltage (VGS) with drain 
voltage (VDS) held constant at 100 mV for MOSFETs fabricated with both 
the “thick-SiO2” and the “thin-SiO2” processes. Measurements at 25 ºC 
(room temperature) and at 300 ºC are shown; b) peak µFE for thin-SiO2 
MOSFETs decreases when temperature increases corresponding to phonon 
scattering, whereas thick-SiO2 MOSFET mobility increases with 
temperature corresponding to coulombic scattering. 
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Fig. 3. Temperature dependence of MOSFET electrical parameters:  
a) shows the temperature dependence of MOSFET sub-threshold slope, S, 
showing good agreement with a plot of (1) with n derived from Dit  
b) dependence of Vth on temperature is much less for thin-SiO2 MOSFETs 
(-4.6 mV/K) than thick-SiO2 MOSFETs (-11.8 mV/K). 
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either Cox or Cit. The maximum value of Dit from Fig.1b is           
6 x 1011 cm-2.eV-1. Inserting this in (2) along with other device 
parameters, it is found that n = 1.88. This value of n is used in 
(1) to plot the solid line in Fig.3a. In this way we compare S 
from the MOSFET transfer characteristic with S determined 
from Dit, as a function of increasing temperature. There is good 
agreement between the two, particularly for temperatures up to 
200 °C. By comparison, the maximum value of Dit for the thick 
SiO2 device from Fig.1b is 5  1013 cm-3.eV-1, which would 
give n = 67 in (2). Such a high value of n has no physical 
meaning for the thick-SiO2 MOSFET data, where S is in the 
range of 500 mV/dec and has a negative temperature gradient. 
Our thick-SiO2 device data may be better understood by 
including a temperature dependence in n so that differentiation 
of (1) becomes: 
 
𝑑𝑆
𝑑𝑇
= (𝑛 + 𝑇
𝑑𝑛
𝑑𝑇
)
𝑘
𝑞
ln(10)                   (3) 
 
Fig.3a shows that 
𝑑𝑆
𝑑𝑇
< 0 for the thick-SiO2 MOSFETs. This 
temperature dependence must correspond to a negative 
𝑑𝑛
𝑑𝑇
 as all 
other terms in (3), on the right-hand-side, must be positive. It is 
speculated that this temperature dependence in n must arise 
from Cit and therefore Dit, which is large for thick-SiO2 MOS 
gates processed with a high thermal budget (Fig. 1b). This must 
correspond with a high density of C related defects having a 
complex array of charge states in the gap that change occupancy 
(and therefore charge state) with increasing temperature.  
Fig. 3b shows the dependence of Vth on temperature for both 
thin-SiO2 and thick-SiO2 MOSFETs. In both cases Vth 
decreases with increasing temperature. The decrease is 
commonly described by a linear temperature coefficient for Si 
MOSFETs [25] and there will be a similar temperature 
dependence for SiC devices [26]. It can be seen in Fig. 3b that 
the slope is significantly steeper for the thick-SiO2 devices                 
(-11.8 mV/K) compared with thin-SiO2 devices (-4.6 mV/K). A 
decrease in Vth between -2mV/K and -4 mV/K occurs in n-
channel Si MOSFETs depending on channel doping, 
corresponding to changes in the Fermi potential with 
temperature [27]. The larger T-dependence, particularly 
observed for the thick-SiO2 MOSFETs, may arise from defects 
changing charge state in the channel.  
IV. MOBILITY 
 
High electron mobility is observed in 4H-SiC MOSFETs 
fabricated with the thin-SiO2 process. Field-effect mobility µFE 
is commonly used as a figure of merit for SiC MOSFETs and is 
used here for purposes of comparison with other work reported 
in the SiC literature. It can be calculated from MOSFET 
electrical measurements by [22]: 
 
    𝜇𝐹𝐸 =⁡
𝐿⁡𝑔𝑚
𝑖
𝑊𝐶𝑜𝑥𝑉𝐷𝑆
             (4) 
 
where 𝑔𝑚
𝑖  is the intrinsic transconductance [28], VDS is the 
source-drain voltage and Cox is measured using a split C-V 
configuration. It is often plotted as a function of effective 
electric field, Eeff, in the gate oxide resulting from the gate 
overdrive voltage (VGS-Vth), and calculated from [29]: 
 
 
Fig. 4. Mobility as a function of increasing effective electric field Eeff in 
SiC resulting from the applied VGS: a) is a comparison of µFE and µeff from 
the same I-V data; b) shows that normalised universal mobility (µeff /µbulk 
versus Eeff) for the 4H-SiC MOSFETs is 40% of Si MOSFETs [29] 
(contributions from µcoulombic and µphonon are also illustrated); c) µinterface 
plotted alongside the extracted experimental MOSFET data for interface 
(roughness) limited effective mobility. 
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Eeff =
𝑞
𝜀0𝜀𝑆𝑖𝐶
(𝑁𝑑𝑒𝑝𝑙 + 𝑁𝑆)             (5) 
where SiC is the relative permittivity of SiC, Ndepl is the 
depletion charge density under the gate, NS is the inversion 
charge density and  is a weighting function for NS that depends 
on substrate orientation. For Si MOSFETs  = ½ for electrons 
on the (100) face, while  = 11/32 is obtained theoretically [30]. 
Ohashi et al [31] have shown that  = 1/3 is a better fit to 
mobility data in C faced SiC MOSFETs and is expected to be 
the case for Si faced SiC MOSFETs too. 
Fig. 4a shows a plot of µFE as a function of Eeff ( = 1/3) in the 
SiC close to the oxide interface. For ease of comparison, Eeff in 
the gate dielectric is indicated on the same graph. This is taken 
to be equivalent to SiO2 and so given by Eeff in SiC scaled by 
the permittivity ratio 
𝜀𝑆𝑖𝐶
𝜀𝑆𝑖𝑂2
. It can be seen that µFE peaks at               
154 cm2/V·s for Eeff = 0.23 MV/cm in SiC, which corresponds 
to a gate overdrive voltage (VGS-Vth) of 3.5 V. Field effect 
mobility µFE remains above 130 cm2/V·s up to a gate overdrive 
of 6 V, corresponding to Eeff = 0.35 MV/cm ( = 1/3) in the SiC 
and Eeff = 0.87 MV/cm in the gate oxide.  
Effective mobility, µeff, is more commonly used as a figure of 
merit for Si MOSFETs [29]. It is frequently plotted as a function 
of Eeff in the semiconductor in part because this is where the 
electron channel is located but also because the gate dielectric 
may not be SiO2 but a deposited high-k dielectric [29].  A plot 
of µeff versus Eeff is known as a “universal mobility curve” 
because it is independent of substrate impurity concentration or 
bias. Effective mobility can be calculated from MOSFET 
measurements by: 
 
𝜇𝑒𝑓𝑓 =⁡
𝐿⁡𝑔𝑑
𝑖
𝑊𝑄𝑛
                (6) 
 
where 𝑔𝑑
𝑖  is the intrinsic channel conductance and 𝑄𝑛 is the 
mobile channel charge density, which is calculated from the 
gate-to-channel capacitance per unit area, CGC, according to 
[22]: 
 
𝑄𝑛 = ∫ 𝐶𝐺𝐶𝑑𝑉𝐺𝑆
𝑉𝐺𝑆
−∞
           (7) 
 
Capacitance measurements, using split C-V, were carried out 
at 10 kHz. C-V plots 10 kHz - 1 MHz show negligible 
frequency dispersion. Fig. 4a also includes a plot of µeff versus 
Eeff for the thin-SiO2 in order to compare it with µFE. It can be 
seen in Fig. 4a that µeff peaks at 265 cm2/V.s and remains higher 
than the value of µFE over the whole range of Eeff measured.  
Differences between µeff and µFE can be accounted for if the 
measured CGC has a major contribution from trapped charge 
[32]. We obtain a trap charge density, Qit, of 3.6 × 10−8⁡𝐶/𝑐𝑚2 
by integration under the curve for Dit in Fig. 1b: 
 
𝑄𝑖𝑡 = 𝑞 ∫ 𝐷𝑖𝑡
𝐸𝑐
𝐸𝑖
𝐹1
2
(𝐸)𝑑𝐸 = 3.6 × 10−8⁡𝐶/𝑐𝑚2  (8)
 
 Where Ec is the conduction band minimum, Ei is the intrinsic 
energy and F1/2 is the Fermi function. From (7) the total charge 
at peak eff is 3.67 x 10-7 C/cm2, so less than 10% of the charge 
contribution to CGC is trapped charge. Instead the discrepancy 
between µeff and µFE is mainly due to the omission of electric 
field dependence in the calculation of µFE in (4) [22].  
The mobility in 4H-SiC MOSFETs has been notoriously 
poor compared to Si counterparts, but the intrinsic bulk electron 
mobility is of a comparable magnitude, being 900 cm2/V.s for 
4H-SiC and 1450 cm2/V.s for Si. So low mobility in 4H-SiC 
MOSFETs fabricated using a high thermal budget gate 
oxidation results from the resulting poor interface between SiC 
and SiO2.The performance of our 4H-SiC MOSFETs can be 
compared with Si MOSFETs by plotting universal mobility 
curves. For a fair comparison the device mobility is normalised 
against the intrinsic bulk mobility of the semiconductor. Fig. 4b 
shows normalised universal mobility curves for 4H-SiC and Si 
MOSFETs in a log plot of normalised mobility as a function of 
Eeff ( = 1/3) in the semiconductor. The plot reveals that channel 
mobility in Si MOSFETs varies from 55% to 18% of the bulk 
Si mobility as Eeff in the Si increases to 1 MV/cm as a result of 
increasing VGS. By comparison, the channel mobility in SiC 
MOSFETs varies from 27% to 7% of the bulk SiC mobility over 
the same range of Eeff. This means that the SiC MOSFETs are 
achieving up to 50% of the performance observed in Si 
MOSFETs throughout the range of Eeff up to 1 MV/cm, which 
corresponds with Eeff = 2.5 MV/cm in the gate oxide or an 
applied VGS = 13 V in our thin-SiO2 MOSFETs with an EOT of 
29 nm. 
 Several scattering processes impact MOSFET mobility, which 
can be represented by Matthiesen’s rule: 
 
1
𝜇
=
1
𝜇𝑐𝑜𝑢𝑙𝑜𝑚𝑏𝑖𝑐
+
1
𝜇𝑝ℎ𝑜𝑛𝑜𝑛
+
1
𝜇𝑖𝑛𝑡𝑒𝑟𝑓𝑎𝑐𝑒
         (9) 
 
The first term μcoulombic corresponds with coulombic scattering 
resulting from carrier-carrier scattering and fixed charges such 
as interface traps or remote scattering from charged defects in 
the SiO2 or SiC.  The second term μphonon corresponds with 
phonon scattering and is material dependent. The final term 
μinterface corresponds with (roughness) scattering at the 
semiconductor/oxide interface in MOSFETs, which is known 
to dominate mobility in Si MOSFETs for high gate voltage, 
VGS, while coulombic scattering dominates at low VGS but gives 
way to phonon scattering for a wide intermediate range of VGS 
or Eeff. [29].  
From the experimental universal mobility data shown in Fig. 
4b the following expressions for coulombic-limited effective 
mobility (µcoulombic), and phonon-limited effective mobility 
(µphonon) as a function of Eeff ( = 1/3) can be determined: 
 
𝜇𝑐𝑜𝑢𝑙𝑜𝑚𝑏𝑖𝑐 = 3 × ⁡10
7 ∙ 𝐸𝑒𝑓𝑓
5        (10a) 
𝜇𝑝ℎ𝑜𝑛𝑜𝑛 = 99⁡ ∙ 𝐸𝑒𝑓𝑓
−0.39         (10b) 
 
These relationships are plotted as dashed lines in Fig. 4b.  
Because some uncertainty remains in the value of , 
expressions for effective mobility as a function of Eeff ( = ½) 
are also derived: 
 
𝜇𝑐𝑜𝑢𝑙𝑜𝑚𝑏𝑖𝑐 = 5 × ⁡10
5 ∙ 𝐸𝑒𝑓𝑓
3.4          (11a) 
𝜇𝑝ℎ𝑜𝑛𝑜𝑛 = 117⁡ ∙ 𝐸𝑒𝑓𝑓
−0.39           (11b) 
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Comparing with Noguchi et al [33], we note our phonon-
limited mobility follows the same Eeff dependence, but is 75% 
higher. Interface (roughness) limited effective mobility 
(µinterface) is not dominant up to Eeff = 0.7 MV/cm, but can be 
determined using (9) and subtracting coulombic and phonon 
contributions. In this way expressions for interface limited 
effective mobility as a function of Eeff can be determined: 
 
𝜇𝑖𝑛𝑡𝑒𝑟𝑓𝑎𝑐𝑒 = 135 ∙ 𝐸𝑒𝑓𝑓
−3  ( = 1/3)        (12a) 
𝜇𝑖𝑛𝑡𝑒𝑟𝑓𝑎𝑐𝑒 = 360 ∙ 𝐸𝑒𝑓𝑓
−2  ( = 1/2)        (12b) 
 
Equation (12a) is plotted alongside the extracted experimental 
MOSFET data for interface (roughness) limited effective 
mobility as a function of Eeff in Fig. 4c. In Fig.4b we include a 
plot of mobility, normalized against bulk mobility, as a function 
of Eeff, obtained using Matthiesen’s rule (9) to combine 
contributions from coulombic (10a), phonon (10b) and 
interface roughness (12a) scattering. We believe that this is the 
first direct determination of the three key contributions to high 
mobility enhancement mode 4H-SiC MOSFETs. 
V. CONCLUSIONS  
High performance enhancement mode 4H-SiC MOSFETs 
were fabricated having a gate stack comprising 0.7 nm of SiO2 
and Al2O3 with an effective oxide thickness of 29 nm and 
channel length of 2 m. The strategy of optimising the thickness 
of the SiO2 layer using MOS capacitors to minimise Dit led to 
the choice of a low temperature oxidation of 600 °C for 3 mins. 
A peak effective mobility of 265 cm2/V.s was measured and 
device performance was shown to be up to 50% of that observed 
in Si MOSFETs, when compared by normalised universal 
mobility versus effective electric field. A peak field effect 
mobility of 154 cm2/V.s was determined, which remained 
above 130 cm2/V.s up to a gate overdrive of 6 V, corresponding 
to Eeff = 0.49 MV/cm in the SiC and Eeff = 1.2 MV/cm in the 
gate oxide. The temperature dependence of field effect mobility 
revealed that coulombic scattering has been sufficiently 
reduced to make phonon scattering the dominant mechanism 
controlling carrier transport. Expressions for coulombic, 
phonon and interface (roughness) contributions to mobility as a 
function of effective electric field have been determined.  
Temperature dependent measurements also revealed a good 
correspondence between the MOSFET steep subthreshold slope 
of 127 mV/dec and a subthreshold slope parameter, n, of 1.88 
as determined by Dit values obtained from MOS capacitors. A 
temperature coefficient of -4.6 mV/K in Vth is close to that 
obtained in Si MOSFETs. We therefore conclude that the use 
of a thin (0.7 nm) SiO2 layer in the gate stack to control defects 
related to C that remains after oxidation is a promising route for 
the fabrication of high performance SiC MOSFETs 
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